JPH0113570B2 - - Google Patents

Info

Publication number
JPH0113570B2
JPH0113570B2 JP9670680A JP9670680A JPH0113570B2 JP H0113570 B2 JPH0113570 B2 JP H0113570B2 JP 9670680 A JP9670680 A JP 9670680A JP 9670680 A JP9670680 A JP 9670680A JP H0113570 B2 JPH0113570 B2 JP H0113570B2
Authority
JP
Japan
Prior art keywords
reception
sending
address
memory
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP9670680A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5720855A (en
Inventor
Masahiko Koike
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP9670680A priority Critical patent/JPS5720855A/ja
Publication of JPS5720855A publication Critical patent/JPS5720855A/ja
Publication of JPH0113570B2 publication Critical patent/JPH0113570B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP9670680A 1980-07-15 1980-07-15 Transfer device Granted JPS5720855A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9670680A JPS5720855A (en) 1980-07-15 1980-07-15 Transfer device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9670680A JPS5720855A (en) 1980-07-15 1980-07-15 Transfer device

Publications (2)

Publication Number Publication Date
JPS5720855A JPS5720855A (en) 1982-02-03
JPH0113570B2 true JPH0113570B2 (en]) 1989-03-07

Family

ID=14172191

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9670680A Granted JPS5720855A (en) 1980-07-15 1980-07-15 Transfer device

Country Status (1)

Country Link
JP (1) JPS5720855A (en])

Also Published As

Publication number Publication date
JPS5720855A (en) 1982-02-03

Similar Documents

Publication Publication Date Title
US6189062B1 (en) Apparatus and method for address translation in bus bridge devices
US5265228A (en) Apparatus for transfer of data units between buses
JPH0113570B2 (en])
US5822766A (en) Main memory interface for high speed data transfer
JPS61217858A (ja) デ−タ伝送装置
JPS6367702B2 (en])
JPH07319829A (ja) データ転送方法
JP3057754B2 (ja) メモリ回路および分散処理システム
JP2699482B2 (ja) データ転送制御装置
JPS6368957A (ja) 情報処理装置におけるデ−タ転送方式
JPH05120207A (ja) デ−タ転送方式
JPS62145345A (ja) 直接メモリアクセス間隔制御方式
JP3233470B2 (ja) コンピュータシステム
JPH03252848A (ja) スプリットバスにおける可変バス幅指定方式及び可変バス幅情報受信方式
JPH02211571A (ja) 情報処理装置
JPS6217879Y2 (en])
JPH0461388B2 (en])
JPH0434187B2 (en])
EP0597296A2 (en) Cache architecture for high speed memory-to-I/0 data transfers
JPH0652516B2 (ja) バス・インターフェース装置
JPH05313717A (ja) 並列演算装置
JPS6042976B2 (ja) デ−タ処理装置
JPH0544053B2 (en])
JPH10171764A (ja) 並列計算機共有メモリの制御方法
JPH0650494B2 (ja) 入出力制御装置におけるデータ転送方式